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Extended Operation
of Flying Capacitor Multilevel Inverters
Jing Huang and Keith Corzine
Department of Electrical Engineering, University of Missouri - Rolla
232 Emerson Hall, 1870 Miner Circle
Rolla, MO 65409-0040, USA
redundant states are then not available for capacitor balancing.
Therefore, a tradeoff between power quality and capacitor
balancing can be established. In this paper, a three-cell flying
capacitor inverter is used to exemplify this tradeoff. The typical
four-level performance is extended to five-, six-, seven-, and
eight-level. The loss in capacitor voltage balancing control is
compensated by using joint redundancy involving all phases (in
effect adjusting the common-mode line-to-ground voltage). It is
shown that five-level operation can be achieved for motor drive
applications, while six-, seven- and eight-level operation are
possible for applications involving reactive power
compensation.

Abstract—Recent research in flying capacitor multilevel
inverters (FCMIs) has shown that the number of voltage levels
can be extended by changing the ratio of the capacitor voltages.
For the three-cell FCMI, four levels of operation are expected if
the traditional ratio of the capacitor voltages is 1:2:3. However,
by altering the ratio, the inverter can operate as a five-, six-,
seven-, or eight-level inverter. According to previous research,
the eight-level case is referred to as maximally distended (or full
binary combination schema) since it utilizes all possible transistor
switching states. However, this case does not have enough perphase redundancy to ensure capacitor voltage balancing under
all modes of operation. In this paper, redundancy involving all
phases is used along with per-phase redundancy to improve
capacitor voltage balancing. It is shown that the four- and fivelevel cases are suitable for motor drive operation and can
maintain capacitor voltage balance under a wide range of power
factors and modulation indices. The six-, seven-, and eight-level
cases are suitable for reactive power compensation in
applications such as static var compensation. Simulation and
laboratory measurements results verify the proposed joint-phase
redundancy control.

II. THE FLYING CAPACITOR INVERTER
Figure 1 shows one phase of the three-cell flying-capacitor
inverter topology. For this inverter, each capacitor is charged to
a different voltage level and by changing the transistor
switching states, the capacitors and dc source are connected in
different ways and produce various line-to-ground output
voltages. For the analysis presented herein, the line-to-ground
voltage and capacitor currents are of interest. From the
topology KVL and KCL equations, these quantities can be
expressed as

Keywords- Multi-level, inverter, rectifier, converer, flying
capacitor, voltage balancing.

I. INTRODUCTION
In recent years there has been considerable development in
multilevel power conversion, especially in the area of mediumvoltage drives. The flying capacitor multilevel inverter (FCMI)
topology [1-10] is relatively new compared to the diodeclamped [11-13] and series H-bridge [14,15] inverters.
Although the FCMI is not as common, it has some distinct
advantages over the diode-clamped topology including the
absence of clamping diodes and the ability to regulate the
flying capacitor voltages through redundant state selection even
if the number of voltage levels is greater than three [1-10].
Unlike the series H-bridge inverter, isolated voltage sources are
not required. Considering these advantages, the FCMI is
finding many practical applications in industry [2].

(1)

ic1a = (Ta 2 − Ta1 )ias ,

(2)

ic 2 a = (Ta 3 − Ta 2 )ias .

(3)

Based on these fundamental equations, the line-to-ground
voltage and capacitor currents can be determined for all
combinations of transistor signals as shown in Table I.
As with other inverter topologies, the three-phase
implementation involves three branches of the structure shown
in Figure 1 connected in parallel on the dc side and connected
to a wye-configured load on the ac side. Since the load neutral
may not be accessible, the line-to-line voltages may be of
interest and can be expressed in terms of the line-to-ground
voltage by [3]

The reason that capacitor voltage balancing is not an issue
in the FCMI is that there are several conduction paths within
each phase that can produce the same voltage levels. This perphase redundancy can be used to choose the path with the best
balancing characteristics at any point in time. It is possible to
change the ratio of capacitor voltages and sacrifice this
redundancy in order to improve the power quality by increasing
the number of voltage levels [3]. However, some of the
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vag = (Ta 3 )vdc + (Ta 2 − Ta 3 )vc 2 a + (Ta1 − Ta 2 )vc1a ,

vab   1 -1 0  vag 
  
 
 vbc  =  0 1 -1  vbg  .
 vca  -1 0 1   vcg 
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(4)
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TABLE I.

THREE-CELL FCMI OUTPUT VOLTAGES

Ta1

Ta 2

Ta 3

vag

ic1a

ic 2 a

0

0

0

0

0

0

0

0

1

vdc − vc 2 a

0

ias

0

1

0

vc 2 a − vc1a

ias

−ias

0

1

1

vdc − vc1a

ias

0

1

0

0

vc1a

−ias

0

1

0

1

vdc − vc 2 a + vc1a

−ias

ias

1

1

0

vc 2 a

0

−ias

1

1

1

vdc

0

0

From Table II, it can be seen that there is considerable
redundancy for the four-level case; having three possibilities
for both intermediate levels E and 2E. Although the redundant
states have the same output voltages, they have different effects
in terms of the capacitor currents. Therefore, a straightforward
choice can be made which will improve the capacitor balance
situation when the E or 2E level is required. For the five-level
case, there is redundancy for all intermediate levels. However,
it turns out that there is not enough redundancy to regulate the
capacitor voltages. This problem will be solved by considering
joint redundancy among all phases in a later section. As the
number of voltage levels increases, the amount of redundancy
goes down. For the eight-level case, each switching state has a
unique voltage level and so there is no per-phase redundancy
available.
TABLE II.

The load line-to-neutral voltage can also be determined
directly from the line-to-ground voltages using [3]
vas 
 2 -1 -1  vag 
 v  = 1  -1 2 -1  v  .
 bs  3 
  bg 
 vcs 
 -1 -1 2   vcg 

(5)

Unlike the diode-clamped topology, there are no
restrictions on the transistor states and all eight combinations of
transistor signals are valid. Table II shows the a-phase line-toground voltage vag for all switching states considering
different voltage ratios. The voltage ratios in Table II are listed
as ( vc1a :vc 2 a : vdc ). In fact, there are several ratios that can lead
to four-, five-, six-, seven-level or eight-level operation.
However, just one ratio is shown for each case in the interest of
brevity.

THREE-CELL FCMI OUTPUT VOLTAGES WITH
DIFFERENT RATIOS

Ta1

Ta 2

Ta 3

0
0
0
0
1
1
1
1

0
0
1
1
0
0
1
1

0
1
0
1
0
1
0
1

E
:2 E
:3E
0
E
E
2E
E
2E
2E
3E
fourlevel

E
:2 E
:4 E
0
2E
E
3E
E
3E
2E
4E
fivelevel

E
:4 E
:5 E
0
E
3E
4E
E
2E
4E
5E
sixlevel

E
:3E
:6 E
0
3E
2E
5E
E
4E
3E
6E
sevenlevel

E
:3E
:7 E
0
4E
2E
6E
E
5E
3E
7E
eightlevel

III. MULTILEVEL VOLTAGE-SOURCE MUODULATION
Voltage-source modulation can be accomplished in a
multilevel inverter system using the sine-triangle method [11].
The first step is to define duty cycles for each phase as [17]

da =

1
m

1 + m cos(θ c ) − cos(3θ c )  ,
2 
6


(6)

db =

1
2π  m


1 + m cos  θ c −
 − cos(3θ c )  ,

2
3  6



(7)

1
2π  m


1 + m cos  θ c +
(8)
 − cos(3θ c )  ,
2 
3
6



where θ c is the electrical angle which can be related to
commanded frequency f* by
θ c = 2π f *t ,
(9)
and m represents the modulation index which has a range from
0 to 1.15 [17]. The three duty cycles are compared to a set of
triangle waveforms to produce commanded switching states
for each phase. Figure 2 demonstrates the generation of
switching state for the a-phase. In a digital signal processor
(DSP) implementation, there is an alternate method of
dc =

Figure 1. The three-cell FCMI inverter topology (a phase).
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works as follows. With the desired levels for each phase, all
joint redundant states are considered (as well as per-phase subchoices). Assuming that phase currents do not change during
one DSP switching period ( ts ), which is always valid when the
switching frequency is high, the predicated capacitor voltage
change for each state can be calculated as

producing the switching states which does not involve triangle
waveforms [17].

∆vcyx =

icyx ⋅ ts

(10)

Cy

where x is the phase (a, b, or c), y is the capacitor (1 or 2). The
capacitor currents ixcy are determined from phase current
sensors and the inverter switching path. Predicted capacitor
voltages are determined for each state as

vcyx = vcyx + ∆vcyx

(11)

The square error for each potential state is evaluated by
comparison to ideal voltages as
Figure 2. Five-level sine-triangle modulation.

ε=
IV.

2

x = a y =1

CAPACITOR VOLTAGE BALANCING METHOD

*
cyx

− vcyx )

2

(12)

and the state with the least error is chosen. This algorithm
minimizes the error between capacitor voltages and their ideal
values, and thus gives the best possible choice to improve the
overall balancing of voltages of the six capacitors.

In order to obtain reasonable distinct multi-level output
voltage results, the voltages on all six capacitors (two per
phase) must be maintained at constant levels. However, the
currents have different effects on the charging and discharging
of the capacitors and will tend to unbalance the capacitor
voltages. In this case, the redundant switching states become
the key component for balancing the capacitor voltages.
Since there are several conduction paths within each phase
which can produce the same voltage levels while having
different capacitor charging characteristics, per-phase
redundancy can be used to choose the path with the best
balancing performance. However, for the same FCMI topology,
as the number of achieved voltage levels increases, the number
of available per-phase redundant states decreases. In this case,
incrementing or decrementing the switching states of all three
phases can also be used to balance capacitor voltages since this
results in changes in the zero-sequence line-to-ground voltage,
which does not affect the load phase voltages according to (45). The concept behind this joint-phase redundant state
selection (RSS) method is that the line-to-ground voltages
( vag , vbg , vcg ) of all phases may be changed simultaneously
without affecting the load voltages since the terms that are
common in all phases will cancel when looking at the line-toneutral voltages ( vas , vbs , vcs ) or line-to-line voltages
( vab , vbc , vca ). For example, the state involving (vag = 0, vbg =
E, vcg = E) could be changed to (vag = E, vbg = 2E, vcg = 2E) or
(vag = 2E, vbg = 3E, vcg = 3E) or (vag = 3E, vbg = 4E, vcg = 4E).
Even though the load voltages do not change, the selection of
the appropriate joint state can improve the capacitor balancing
situation. In this paper, two joint-phase redundant state
selection algorithms are introduced.
A. On-line Joint-Phase RSS
A direct balancing algorithm can be used if phase current
measurement is available. In general, this algorithm for JRSS
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B. Look-up Table Joint-Phase RSS
The look-up table method requires that the direction of the
three-phase load currents be known. Then the direction of
capacitor currents can be determined considering transistor
switching state from (2) and (3). The multilevel modulator
determines desired levels for each phase then all joint
redundant states and per-phase sub-choices are considered.
Capacitor current direction flags are used to determine whether
a choice is improving or worsening the capacitor balancing
situation. Since there are two capacitors in one phase, for each
switching state, its overall effect on six capacitors must be
considered. If the capacitor current direction is positive (out of
capacitor) and the capacitor is overcharged, this redundant state
will help regulate the capacitor voltage. Similarly, if the current
direction is negative and the capacitor is undercharged, the
redundant state will also help regulate the capacitor voltage. A
balancing performance index is chosen to describe the
capacitor charging and discharging characteristics of each state.
The switching state with the highest performance index is
selected. The performance indices for each switching state in
all possible situations are pre-calculated and compared so that
the best state can be obtained directly from a table based on
load current direction flags and capacitor voltage flags. All
these flags form the address (index) of the table. Let Fix
represent the capacitor current direction flag, which equals to 1
for positive current and 0 for negative current. Let Fvx represent
the capacitor voltage flag, which is defined as
*
 1 vcyx ≥ vcyx
Fvx = 
.
*
 0 vcyx < vcyx

(13)
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V. COMPUTER SIMULATION RESULTS

Still two more flags are necessary. One is F∆ cx , which is
defined as

A. Steady-State Study
A computer simulation has been created to verify the
proposed method. Figure 4 shows the inverter waveforms for
five-level operation at near maximum modulation index (m =
1.14) with a power factor of 0.81 lagging. In this simulation, a
three-phase RL load is connected to inverter with Z = 4.84 Ω .
The input is set to vdc = 200 V. The capacitor voltage balance
can be seen in that the line-to-ground voltage has five distinct
levels. The effect of JRSS is seen in the bus clamping to the
highest and lowest levels. However since this is done in all
phases, the line-to-neutral and line-to-line voltages are not
affected. Figure 5 shows the eight-level operation at
modulation index m = 0.9 and 0.25 lagging. Again, capacitor
balance is evident considering the even levels of vag and vab .


abs (vc1x − vc*1x ) abs(vc 2 x − vc*2 x )
≥
0
vc*1x
vc*2 x

(14)
F ∆ cx = 
.
*
*
 1 abs (vxc1 − vxc1 ) < abs (vc 2 x − vc 2 x )

vc*1x
vc*2 x

The other is Ind∆ c , representing which capacitor in six
capacitors should be balanced first.

C. Operating Modes of the Distended FCMI
The proposed algorithms were evaluated through detailed
simulation. The JRSS method works better for lower
modulation indices since that leads to more available joint
states. As a worst-case analysis, consider the results of Figure
3. Therein, the modulation index is set to a maximum and the
maximum power factor (without loosing capacitor voltage
balance) is shown for the various numbers of levels for the
three-cell FCMI. From Figure 3, it can be seen that the fourlevel case will maintain balance under all circumstances. The
five-level will work for power factors up to 0.88 lagging. This
makes the five-level suitable for motor drives where the power
factor is typically below 0.8 lagging at full modulation index.
For six- seven- and eight- level operation, capacitor voltage
balance is only possible for lower power factors. In this case,
this performance is only achievable for reactive power
applications such as static var compensation.

B. Dynamic Studies
Motor drive operation is shown in Figure 6. Therein, the
three-cell FCMI inverter drives an induction motor with vector
control and an outer speed loop. The speed command is ramped
up to 188 rad/s. A step change in load from 0 to 20 N·m is
applied at 4.5s then the commanded speed is lowered to zero
with the load on the motor. In this case, the input source is set
to Vdc = 660 V. The torque, speed, and capacitor voltages
shown in Figure 6 indicate good balance throughout this
dynamic study as the modulation index and power factor
change over a wide range.

Figure 3. Maximum power factor versus number of levels.
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Figure 4.

Five-level steady-state operation.

Figure 5. Eight-level steady-state operation.

vag , line-to-line voltage vab and load current ias . As can be
seen, the voltages and currents exhibit typical 5-level inverter
performance. Since the ratio of voltages was set to 1:2:4, the
laboratory results show the capacitor voltages can be regulated
at vc1a = 50 V and vc 2 a = 100 V. The low frequency harmonics
seen in the current waveform are due to induction motor
saturation.

VI. LABORATORY VALIDATION
In order to validate the proposed concept, a three-cell 5level FCMI inverter was constructed in the laboratory. Figure 7
shows a block diagram of how the balancing algorithm was
implemented. The modulation is programmed in a DSP which
outputs desired switching states, as described above, which are
labeled sa*, sb*, and sc*. Analog-to-digital conversion is
performed on the phase current and capacitor voltages in order
to determine the current direction and capacitor voltage flag.
This information along with the desired switching state forms
the address of the desired state in the redundant state selection
table. Redundant states were calculated off-line and
programmed into a complex programmable logic device
(CPLD).
The ratio of the capacitor and DC source voltages was set to
1:2:4. A 3.7 kW induction motor was used as a load. The dc
voltage vdc was supplied from an isolated rectified three-phase
source and had a voltage of 200V. The capacitance values of
the capacitors were C1 = C2 = 3300 uF. The modulation
parameters for this test were m = 1.14 and the commanded
fundamental frequency f * was 60Hz. Figure 8 shows the
resulting capacitor voltage vc1a , vc 2 a , line-to-neutral voltage
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Figure 7. Five-level inverter implementation.

200
vcxa (V) 100

vc2a
vc1a

0
250
vag (V)

0
-250
250

vab (V)

0
-250
20
5 ms.

ias (A)

Figure 6. Five-level dynamic motor drive operation.

0
-20
Figure 8. Five-level inverter laboratory test results.
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[8]

VII. CONCLUSION
This paper has studied extended operation of a three-cell
flying capacitor multi-level inverter. Redundant switching
states, vital to capacitor voltage balancing, are sacrificed to
achieve a higher number of output voltage levels. Two jointphase redundant state selection algorithms were proposed to
keep the capacitor voltages constant. Simulation results
demonstrate the effectiveness of each algorithm. One algorithm
was validated with laboratory experiments on a motor drive
system. In that study, a three-cell flying capacitor inverter
which typically operates in the four-level mode was extended
to five-level operation. It was also demonstrated through
simulation that the three-cell inverter can achieve eight-level
operation for applications involving reactive power
compensation.

[9]

[10]

[11]

[12]
[13]
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